"A wide-range clock signal generation scheme for speed grading of a logic core."

Shi-Yu Huang et al. (2016)

Details and statistics

DOI: 10.1109/HPCSIM.2016.7568325

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.