"Programmable and Scalable Bit-Sliced VLSI Architecture for Decision ..."

Raaga Sai Somesula, Sibi Rajagopal Sivakumar, Srinivas Katkoori (2024)

> Home

Details and statistics

DOI: 10.1007/978-3-031-81900-1_3

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ifipiot/SomesulaSK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ifipiot/SomesulaSK24
Raaga Sai Somesula, Sibi Rajagopal Sivakumar, Srinivas Katkoori:
Programmable and Scalable Bit-Sliced VLSI Architecture for Decision Tree-Based Machine Learning Edge Inference. IFIPIoT (1) 2024: 37-54

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.