default search action
"Verified Technology Mapping in an Agda DSL for Circuit Design: Circuit ..."
João Paulo Pizani Flor, Wouter Swierstra (2022)
- João Paulo Pizani Flor, Wouter Swierstra:
Verified Technology Mapping in an Agda DSL for Circuit Design: Circuit refinement through gate and data concretisation. IFL 2022: 1:1-1:13
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.