"Evaluation of a Low-Power Reconfigurable DSP Architecture."

Arthur Abnous et al. (1998)

> Home

Details and statistics

DOI: 10.1007/3-540-64359-1_673

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ipps/AbnousSIWR98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/AbnousSIWR98
Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marlene Wan, Jan M. Rabaey:
Evaluation of a Low-Power Reconfigurable DSP Architecture. IPPS/SPDP Workshops 1998: 55-60

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.