"IP Validation for FPGAs using Hardware Object Technology^TM."

Steve Casselman, John Schewel, Christophe Beaumont (1999)

> Home

Details and statistics

DOI: 10.1109/IPPS.1999.760542

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ipps/CasselmanSB99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ipps/CasselmanSB99
Steve Casselman, John Schewel, Christophe Beaumont:
IP Validation for FPGAs using Hardware Object Technology^TM. IPPS/SPDP 1999: 624-629

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.