"A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in ..."

Frowin Buballa et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISCAS51556.2021.9401273

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/BuballaLRG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/BuballaLRG21
Frowin Buballa, Sebastian Linnhoff, Michael Reinhold, Friedel Gerfers:
A 12 Bit 500 MS/s Sub-2 Radix SAR ADC for a Time-Interleaved 8 GS/s ADC in 28 nm CMOS. ISCAS 2021: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.