"Power-and-area efficient 14-bit 1.5 MSample/s two-stage algorithmic ADC ..."

Bruno Esperanca et al. (2008)

Details and statistics

DOI: 10.1109/ISCAS.2008.4541394

access: closed

type: Conference or Workshop Paper

metadata version: 2019-02-04

a service of  Schloss Dagstuhl - Leibniz Center for Informatics