Stop the war!
Остановите войну!
for scientists:
default search action
"Sub-picosecond-jitter clock generation for interleaved ADC with ..."
Jianping Gong, Sulin Li, John A. McNeill (2016)
- Jianping Gong, Sulin Li, John A. McNeill:
Sub-picosecond-jitter clock generation for interleaved ADC with Delay-Locked-Loop in 28nm CMOS. ISCAS 2016: 2763-2766
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.