"Hardware implementation of Moore test on FPGA."

Takushi Hisakado, Tsuneto Nishimura, Kohshi Okumura (2002)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2002.1009925

access: closed

type: Conference or Workshop Paper

metadata version: 2019-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/HisakadoNO02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/HisakadoNO02
Takushi Hisakado, Tsuneto Nishimura, Kohshi Okumura:
Hardware implementation of Moore test on FPGA. ISCAS (1) 2002: 653-656

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.