"Integration of Clock Skew and Register Delays into a Retiming Algorithm."

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

Tolga Soyata, Eby G. Friedman, James H. Mulligan Jr. (1993)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2016-05-20

- no documents available
- export record
  dblp key:
  - conf/iscas/SoyataFM93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SoyataFM93
Tolga Soyata, Eby G. Friedman, James H. Mulligan Jr.:
Integration of Clock Skew and Register Delays into a Retiming Algorithm. ISCAS 1993: 1483-1486

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.