"A 2-GHz 6.1-mA Fully-Differential CMOS Phase-Locked Loop."

Li Zhang et al. (2007)

Details and statistics

DOI: 10.1109/ISCAS.2007.378615

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-27

a service of  Schloss Dagstuhl - Leibniz Center for Informatics