"Design of Low Area and Low Power Systolic Serial Parallel Multiplier using ..."

K. B. Dheeraj Kumar et al. (2021)

> Home

Details and statistics

DOI: 10.1109/ISES52644.2021.00041

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ises/KumarRPB21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/KumarRPB21
K. B. Dheeraj Kumar, K. Lakshmi BhanuPrakash Reddy, Vikramkumar Pudi, Srinivasu Bodapati:
Design of Low Area and Low Power Systolic Serial Parallel Multiplier using CNTFETs. iSES 2021: 139-142

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.