"High speed single phase SOGI-PLL with high resolution implementation on an ..."

Pablo Cossutta et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISIE.2015.7281609

access: closed

type: Conference or Workshop Paper

metadata version: 2021-06-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isie/CossuttaRCDAV15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isie/CossuttaRCDAV15
Pablo Cossutta, Santiago Raffo, Andres Cao, Francisco Ditaranto, Miguel Pablo Aguirre, María Inés Valla:
High speed single phase SOGI-PLL with high resolution implementation on an FPGA. ISIE 2015: 1004-1009

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.