"Efficient HW/SW Co-design of FPGA Accelerator to Detect Anomaly Attacks in ..."

Hongsen Liu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISIE54533.2024.10595763

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isie/LiuWLSLM24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isie/LiuWLSLM24
Hongsen Liu, Lin Wang, Guangyi Liu, Yong Sun, Shizhong Li, Wenchao Meng:
Efficient HW/SW Co-design of FPGA Accelerator to Detect Anomaly Attacks in Smart Grids. ISIE 2024: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.