"Performance modeling for emerging interconnect technologies in CMOS and ..."

Sou-Chi Chang et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2627369.2631638

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/ChangCKN14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/ChangCKN14
Sou-Chi Chang, Ahmet Ceyhan, Vachan Kumar, Azad Naeemi:
Performance modeling for emerging interconnect technologies in CMOS and beyond-CMOS circuits. ISLPED 2014: 63-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.