"Integrated architectural/physical planning approach for minimization of ..."

Yiran Chen, Kaushik Roy, Cheng-Kok Koh (2003)

> Home

Details and statistics

DOI: 10.1145/871506.871563

access: closed

type: Conference or Workshop Paper

metadata version: 2022-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/ChenRK03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/ChenRK03
Yiran Chen, Kaushik Roy, Cheng-Kok Koh:
Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors. ISLPED 2003: 229-234

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.