"A 0.9V, 65nm logic-compatible embedded DRAM with > 1ms data retention ..."

Ki Chul Chun, Pulkit Jain, Chris H. Kim (2009)

> Home

Details and statistics

DOI: 10.1145/1594233.1594261

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/ChunJK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/ChunJK09
Ki Chul Chun, Pulkit Jain, Chris H. Kim:
A 0.9V, 65nm logic-compatible embedded DRAM with > 1ms data retention time and 53% less static power than a power-gated SRAM. ISLPED 2009: 119-120

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.