"Techniques for the power estimation of sequential logic circuits under ..."

José Monteiro, Srinivas Devadas (1995)

> Home

Details and statistics

DOI: 10.1145/224081.224088

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/MonteiroD95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/MonteiroD95
José Monteiro, Srinivas Devadas:
Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs. ISLPD 1995: 33-38

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.