"A low-power rail-to-rail 6-bit flash ADC based on a novel complementary ..."

Hui-Chin Tseng et al. (2004)

> Home

Details and statistics

DOI: 10.1145/1013235.1013300

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/TsengOLL04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/TsengOLL04
Hui-Chin Tseng, Hsin-Hung Ou, Chi-Sheng Lin, Bin-Da Liu:
A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach. ISLPED 2004: 252-256

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.