default search action
"A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65nm CMOS."
Yung-Hui Chung et al. (2017)
- Yung-Hui Chung, Ya-Mien Hsu, Chia-Wei Yen, Wei-Shu Rih:
A 12-bit 160-MS/s ping-pong subranged-SAR ADC in 65nm CMOS. ISOCC 2017: 5-6
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.