"SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware ..."

Qin Wang et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2717764.2717777

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/WangHYHC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/WangHYHC15
Qin Wang, Weiran He, Hailong Yao, Tsung-Yi Ho, Yici Cai:
SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD Chips. ISPD 2015: 49-56

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.