"Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment."

Po-Hsun Wu et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2717764.2717769

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ispd/WuLLH15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/WuLLH15
Po-Hsun Wu, Mark Po-Hung Lin, Xin Li, Tsung-Yi Ho:
Common-Centroid FinFET Placement Considering the Impact of Gate Misalignment. ISPD 2015: 25-31

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.