"Optimal Parallel Hardware K-Sorter and Top K-Sorter, with FPGA ..."

Naoyuki Matsumoto, Koji Nakano, Yasuaki Ito (2015)

> Home

Details and statistics

DOI: 10.1109/ISPDC.2015.23

access: closed

type: Conference or Workshop Paper

metadata version: 2023-11-12

- view
  authority control:
- export record
  dblp key:
  - conf/ispdc/MatsumotoNI15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispdc/MatsumotoNI15
Naoyuki Matsumoto, Koji Nakano, Yasuaki Ito:
Optimal Parallel Hardware K-Sorter and Top K-Sorter, with FPGA Implementations. ISPDC 2015: 138-147

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.