"Bitwise Systolic Array Architecture for Runtime-Reconfigurable ..."

Yuhao Liu, Salim Ullah, Akash Kumar (2025)

> Home

Details and statistics

DOI: 10.1109/ISQED65160.2025.11014376

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/LiuU025
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/LiuU025
Yuhao Liu, Salim Ullah, Akash Kumar:
Bitwise Systolic Array Architecture for Runtime-Reconfigurable Multi-Precision Quantized Multiplication on Hardware Accelerators. ISQED 2025: 1-9

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.