"5.10 A 4.7MHz 53μW fully differential CMOS reference clock oscillator ..."

Junghyup Lee et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2015.7062948

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/LeePCJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/LeePCJ15
Junghyup Lee, Pyoungwon Park, SeongHwan Cho, Minkyu Je:
5.10 A 4.7MHz 53μW fully differential CMOS reference clock oscillator with -22dB worst-case PSNR for miniaturized SoCs. ISSCC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.