"25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling ..."

Teerachot Siriburanon et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2015.7063115

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/SiriburanonKKUK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/SiriburanonKKUK15
Teerachot Siriburanon, Satoshi Kondo, Kento Kimura, Tomohiro Ueno, Satoshi Kawashima, Tohru Kaneko, Wei Deng, Masaya Miyahara, Kenichi Okada, Akira Matsuzawa:
25.2 A 2.2GHz -242dB-FOM 4.2mW ADC-PLL using digital sub-sampling architecture. ISSCC 2015: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.