"A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ ..."

Yih Wang et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977505

access: closed

type: Conference or Workshop Paper

metadata version: 2024-04-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/WangBHKNWZZB09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WangBHKNWZZB09
Yih Wang, Uddalak Bhattacharya, Fatih Hamzaoglu, Pramod Kolar, Yong-Gee Ng, Liqiong Wei, Ying Zhang, Kevin Zhang, Mark Bohr:
A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ metal-gate CMOS with integrated power management. ISSCC 2009: 456-457

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.