"30.6 Vecim: A 289.13GOPS/W RISC-V Vector Co-Processor with ..."

Yipeng Wang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454387

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/WangYLK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/WangYLK24
Yipeng Wang, Mengtian Yang, Chieh-Pu Lo, Jaydeep P. Kulkarni:
30.6 Vecim: A 289.13GOPS/W RISC-V Vector Co-Processor with Compute-in-Memory Vector Register File for Efficient High-Performance Computing. ISSCC 2024: 492-494

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.