"An 8MB level-3 cache in 32nm SOI with column-select aliasing."

Don Weiss et al. (2011)

Details and statistics

DOI: 10.1109/ISSCC.2011.5746309

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-04

a service of  Schloss Dagstuhl - Leibniz Center for Informatics