"Methods for optimizing register placement in synchronous circuits derived ..."

Noureddine Chabini, Yvon Savaria (2001)

> Home

Details and statistics

DOI: 10.1109/ISSS.2001.957943

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isss/ChabiniS01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isss/ChabiniS01
Noureddine Chabini, Yvon Savaria:
Methods for optimizing register placement in synchronous circuits derived using software pipelining techniques. ISSS 2001: 209-214

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.