"High Level RTOS Scheduler Modeling for a Fast Design Validation."

Fabiano Hessel, César A. M. Marcon, Tatiana Gadelha Serra dos Santos (2007)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2007.49

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HesselMS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HesselMS07
Fabiano Hessel, César A. M. Marcon, Tatiana Gadelha Serra dos Santos:
High Level RTOS Scheduler Modeling for a Fast Design Validation. ISVLSI 2007: 461-466

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.