"Setup and Hold Timing Violations Induced by Process Variations, in a ..."

Bettina Rebaud et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2008.70

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/RebaudBBWRMA08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/RebaudBBWRMA08
Bettina Rebaud, Marc Belleville, Christian Bernard, Zeqin Wu, Michel Robert, Philippe Maurine, Nadine Azémard:
Setup and Hold Timing Violations Induced by Process Variations, in a Digital Multiplier. ISVLSI 2008: 316-321

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.