default search action
"Design of Low Power SAR ADC Using Clock Retiming."
Jalaja S, Vijaya Prakash A. M (2018)
- Jalaja S, Vijaya Prakash A. M:
Design of Low Power SAR ADC Using Clock Retiming. ISVLSI 2018: 181-186
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.