"Design of Low Power SAR ADC Using Clock Retiming."

Jalaja S, Vijaya Prakash A. M (2018)

Details and statistics

DOI: 10.1109/ISVLSI.2018.00042

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24