"Exploiting Near-Memory Processing Architectures for Bayesian Neural ..."

Yinglin Zhao et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2019.00045

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ZhaoYJWWKZZ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ZhaoYJWWKZZ19
Yinglin Zhao, Jianlei Yang, Xiaotao Jia, Xueyan Wang, Zhaohao Wang, Wang Kang, Youguang Zhang, Weisheng Zhao:
Exploiting Near-Memory Processing Architectures for Bayesian Neural Networks Acceleration. ISVLSI 2019: 203-206

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.