


default search action
"Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator ..."
- Behnam Farnaghinejad

, Davide Bellizia, Alessandra Dolmeta, Guido Masera
, Antonio Porsia
, Annachiara Ruospo, Stefano Di Carlo, Alessandro Savino
, Ernesto Sánchez:
Power Side-Channel Vulnerabilities of a RISC-V Cryptography Accelerator Integrated into CVA6 via Core-V eXtension Interface (CV-X-IF). ITC 2025: 233-242

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.


Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID













