"Test Logic Economic Considerations in a Commercial VLSI Chip Environment."

J. S. Pittman, William C. Bruce (1984)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2023-08-28

- no documents available
- export record
  dblp key:
  - conf/itc/PittmanB84
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/itc/PittmanB84
J. S. Pittman, William C. Bruce:
Test Logic Economic Considerations in a Commercial VLSI Chip Environment. ITC 1984: 31-39

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.