"Cognitive Bus Coding Scheme for Inter-Chip Communications of Deep Learning ..."

Yu-Hong Chang, Tourangbam Harishore Singh, Po-Tsang Huang (2022)

> Home

Details and statistics

DOI: 10.1109/MCSOC57363.2022.00044

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mcsoc/ChangSH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/ChangSH22
Yu-Hong Chang, Tourangbam Harishore Singh, Po-Tsang Huang:
Cognitive Bus Coding Scheme for Inter-Chip Communications of Deep Learning Accelerator Chiplet on Low-cost Si and Glass Interposer. MCSoC 2022: 232-238

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.