"A Computation-Aware TPL Utilization Procedure for Parallelizing the ..."

Lan-Da Van et al. (2021)

> Home

Details and statistics

DOI: 10.1109/MCSOC51149.2021.00033

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mcsoc/VanWTJ21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/VanWTJ21
Lan-Da Van, Tao-Jung Wang, Sing-Jia Tzeng, Tzyy-Ping Jung:
A Computation-Aware TPL Utilization Procedure for Parallelizing the FastICA Algorithm on a Multi-Core CPU. MCSoC 2021: 171-177

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.