"Low Overhead FPGA-based RISC-V Resilient To Upsets In User Bits."

Ahmed Fayez Elsousy et al. (2025)

> Home

Details and statistics

DOI: 10.1109/MECO66322.2025.11049168

access: closed

type: Conference or Workshop Paper

metadata version: 2025-07-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/meco/ElsousyOOHADASM25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/meco/ElsousyOOHADASM25
Ahmed Fayez Elsousy, A. Osama, H. E. Omar, H. M. Hassan, Gehad I. Alkady, Ramez M. Daoud, Hassanein H. Amer, Cherif R. Salama, Dina G. Mahmoud:
Low Overhead FPGA-based RISC-V Resilient To Upsets In User Bits. MECO 2025: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.