"A 90 nm leakage control transistor based clock gating for low power flip ..."

Pritam Bhattacharjee, Alak Majumder, Tushar Dhabal Das (2016)

> Home

Details and statistics

DOI: 10.1109/MWSCAS.2016.7870034

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/mwscas/BhattacharjeeMD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mwscas/BhattacharjeeMD16
Pritam Bhattacharjee, Alak Majumder, Tushar Dhabal Das:
A 90 nm leakage control transistor based clock gating for low power flip flop applications. MWSCAS 2016: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.