"A high speed low power modulo 2n+1 multiplier design using ..."

He Qi, Yong-Bin Kim, Minsu Choi (2012)

Details and statistics

DOI: 10.1109/MWSCAS.2012.6292043

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics