"Double Precision Sparse Matrix Vector Multiplication Accelerator on FPGA."

Sumedh Attarde et al. (2011)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2024-10-18

- no documents available
- export record
  dblp key:
  - conf/peccs/AttardeJDPP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/peccs/AttardeJDPP11
Sumedh Attarde, Siddharth Joshi, Yash Deshpande, Sunil Puranik, Sachin B. Patkar:
Double Precision Sparse Matrix Vector Multiplication Accelerator on FPGA. PECCS 2011: 476-484

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.