"Emulation of an ASIC power and temperature monitor system for FPGA ..."

Elisabeth Glocker et al. (2015)

> Home

Details and statistics

DOI: 10.1109/RECOSOC.2015.7238083

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/recosoc/GlockerCZSS15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/recosoc/GlockerCZSS15
Elisabeth Glocker, Qingqing Chen, Asheque M. Zaidi, Ulf Schlichtmann, Doris Schmitt-Landsiedel:
Emulation of an ASIC power and temperature monitor system for FPGA prototyping. ReCoSoC 2015: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.