Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators."

Pirouz Bazargan-Sabet, Laurent Vuillemin (2001)

> Home

Details and statistics

DOI: 10.1109/IWRSP.2001.933856

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/rsp/SabetV01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rsp/SabetV01
Pirouz Bazargan-Sabet, Laurent Vuillemin:
An Approach to Mapping the Timing Behavior of VLSI Circuits on Emulators. IEEE International Workshop on Rapid System Prototyping 2001: 168-173

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.