"Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA ..."

Lucas Bragança et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3229631.3229651

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/samos/BragancaAPCFN18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/samos/BragancaAPCFN18
Lucas Bragança, Fredy A. M. Alves, Jeronimo Costa Penha, Gabriel T. P. Coimbra, Ricardo Ferreira, José Augusto Miranda Nacif:
Simplifying HW/SW integration to deploy multiple accelerators for CPU-FPGA heterogeneous platforms. SAMOS 2018: 97-104

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.