"An ACL2 Model of VHDL for Symbolic Simulation and Formal Verification."

Vanderlei Moraes Rodrigues, Dominique Borrione, Philippe Georgelin (2000)

> Home

Details and statistics

DOI: 10.5555/827245.827327

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-02

- view
  - electronic edition @ acm.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sbcci/RodriguesBG00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sbcci/RodriguesBG00
Vanderlei Moraes Rodrigues, Dominique Borrione, Philippe Georgelin:
An ACL2 Model of VHDL for Symbolic Simulation and Formal Verification. SBCCI 2000: 269-274

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.