"A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of ..."

Dimitrios Garyfallou et al. (2019)

> Home

Details and statistics

DOI: 10.1109/SMACD.2019.8795262

access: closed

type: Conference or Workshop Paper

metadata version: 2025-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/smacd/GaryfallouAES19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/smacd/GaryfallouAES19
Dimitrios Garyfallou, Charalampos Antoniadis, Nestor E. Evmorfopoulos, Georgios I. Stamoulis:
A Sparsity-Aware MOR Methodology for Fast and Accurate Timing Analysis of VLSI Interconnects. SMACD 2019: 89-92

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.