"An Analysis of Core- and Chip-Level Architectural Features in Four ..."

Johannes Hofmann et al. (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-319-58667-0_16

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/supercomputer/HofmannHWF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/supercomputer/HofmannHWF17
Johannes Hofmann, Georg Hager, Gerhard Wellein, Dietmar Fey:
An Analysis of Core- and Chip-Level Architectural Features in Four Generations of Intel Server Processors. ISC 2017: 294-314

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.