"Hardware Tripartite Synapse Architecture based on Stochastic Computing."

Junxiu Liu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TASE.2019.00-16

access: closed

type: Conference or Workshop Paper

metadata version: 2025-02-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/tase/LiuLLHY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/tase/LiuLLHY19
Junxiu Liu, Zhewei Liang, Yuling Luo, Jiadong Huang, Su Yang:
Hardware Tripartite Synapse Architecture based on Stochastic Computing. TASE 2019: 81-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.