"An RTL power optimization technique based on System Verilog assertions."

Khaled Khalifa, Khaled Salah (2016)

Details and statistics

DOI: 10.1109/UEMCON.2016.7777857

access: closed

type: Conference or Workshop Paper

metadata version: 2021-04-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics